# **Discontinued Product—Support Information Only**

This literature was published years prior to the establishment of Agilent Technologies as a company independent from Hewlett-Packard and describes products or services now available through Agilent. It may also refer to products/services no longer supported by Agilent. We regret any inconvenience caused by obsolete information. For the latest information on Agilent's test and measurement products go to:

#### www.agilent.com/find/products

Or in the US, call Agilent Technologies at 1-800-452-4844 (8am-8pm EST)

- Agilent Technologies

# The HP 1660E and 1670E-Series Benchtop Logic Analyzers

# **Technical Data**

HP's new family of benchtop logic analyzers includes four new series of products, enabling design engineers to purchase an affordable logic analyzer that meets their exact needs and matches their budget. The units include a VGA resolution color flat panel display to help you find information quickly and the well designed user interface gets you to the answer in less time. Users can use either a mouse or the front panel to easily navigate through the user interface. An optional PC style keyboard is also supported. A compact all-in-one design also helps save space on a crowded lab bench.

The HP 1660ES-Series models come with a built-in, 500-MHz, 2-GSa/s oscilloscope that can be triggered by the logic analyzer. Some of the tougher hardware debug problems can be found only with the digital triggering capabilities of a logic analyzer and can only be solved with the analog resolution of an oscilloscope.

The pattern generator capability in the HP 1660EP-Series allows designers to substitute for missing sub-systems during development.

The HP 1670E-Series help simplify the capture and analysis of complex events with 1M deep memory. Deep memory is a valuable logic analyzer feature for debugging embedded microprocessor systems.



Figure 1. HP's new family of benchtop logic analyzers with color displays

| Model Number | HP 1660E   | HP 1661E  | HP 1662E  | HP 1663E  |  |
|--------------|--|-----------|-----------|-----------|--|
| Channels     | 136  | 102       | 68        | 34        |  |
| Application  | General purpose logic analysis   |           |           |           |  |
| Model Number | HP 1660EP  | HP 1661EP | HP 1662EP | HP 1663EP |  |
| Channels     | 136  | 102       | 68        | 34        |  |
| Application  | Hardware simulation and stimulus-response testing with integrated 32-channel pattern generator |           |           |           |  |
| Model Number | HP 1660ES  | HP 1661ES | HP 1662ES | HP 1663ES |  |
| Channels     | 136  | 102       | 68        | 34        |  |
| Application  | Parametric and mixed-signal testing with integrated two-channel oscilloscope                   |           |           |           |  |
| Model Number | HP 1670E   | HP 1671E  | HP 1672E  |           |  |
| Channels     | 136  | 102       | 68        |           |  |
| Application  | Complex debugging and troubleshooting with deep memory   |           |           |           |  |

# Affordable logic analyzers designed for your exact needs

### HP 1660E/ES/EP Series Logic Analyzer key Specifications and Characteristics

| HP Model Number        | 1660E/ES/EP   | 1661E/ES/EP             | 1662E/ES/EP | 1663E/ES/EP | 1664A  |  |
|------------------------|---|-------------------------|-------------|-------------|--------|--|
| State and Timing       | 136   | 102                     | 68          | 34          | 34     |  |
| Channels               |   |                         |             |             |        |  |
| Timing Analysis        | Conventional: 250 MHz all channels, 500 MHz half channels |                         |             |             |        |  |
|                        | Transitional: 125 MHz all channels, 250 MHz half channels |                         |             |             |        |  |
|                        | Glitch: 125 MHz   | half channels           |             |             |        |  |
| State analysis speed   | 100 MHz, all ch   | 100 MHz, all channels 5 |             |             | 50 MHz |  |
| State Clock/Qualifiers | 6   | 6                       | 4           | 2           | 2      |  |
| Memory Depth           | 4k per channel, 8k in half-channel modes                  |                         |             |             |        |  |
| per Channel            |   |                         |             |             |        |  |
| LAN Port               | Standard for all  | E/ES/EP models          |             |             | N/A    |  |

# HP 1660EP Series Pattern Generator Key Specifications and Characteristics

| HP Model Number          |         | 1660EP, 1661EP, 1662EP, 166 | 3EP     |
|--------------------------|---------|-----------------------------|---------|
| Maximum Clock Speed      | 200 MHz | 100MHz                      | 50 MHz  |
| Number of Data Channels  | 16      | 32                          | 32      |
| Memory Depth, in vectors | 258,048 | 258,048                     | 258,048 |
| "IF" Command             | No      | No                          | Yes     |

# HP 1660ES Series Oscilloscope Key Specifications and Characteristics

| HP Model Number     | 1660ES, 1661ES      |
|---------------------|---------------------|
|                     | 1662ES, 1663ES      |
| Channels            | 2                   |
| Maximum Sample      | 2 GSa/s per channel |
| Rate                | -                   |
| Bandwidth           | dc to 500 MHz       |
|                     | (dc coupled)        |
| Rise Time           | 700 ps              |
| Vertical Resolution | 8 bits              |
| Memory Depth per    | 32k samples         |
| Channel             |                     |



# HP 1670E-Series Logic Analyzer Key Specifications and Characteristics

| HP Model Number              | 1670E                 | 1671E                           | 1672E             |
|------------------------------|-----------------------|---------------------------------|-------------------|
| State and Timing<br>Channels | 136                   | 102                             | 68                |
| Timing Analysis              | Convention            | al: 125 MHz all channels, 250 N | IHz half channels |
| State Analysis<br>Speed      | 100 MHz, all channels |                                 |                   |
| State Clocks/<br>Qualifiers  | 4                     | 4                               | 4                 |
| Memory Depth<br>per Channel  | 1M pe                 | r channel, 2M in timing half-ch | annel mode        |



Weight = 28.6 lbs. (13kg)

Figure 3. Logic analyzer dimensions and weight

line power

module

keyboard

J

external

trigger BNC's

\* your number of pods

may be different





Figure 2. Diagram of logic analyzer's front and rear panels

2

| Human Inter               |  | Alternate                          | The Epson FX80, LX80  | Configuration                                       | Logic analyzer and   |
|---------------------------|--|------------------------------------|---|---|--|
| Front Panel               | A knob and keypad<br>make up the front-<br>panel human interface.<br>Keys include control,<br>menu, display naviga-<br>tion, and alpha-numer-  | Printers<br>Supported<br>Hard Copy | and MX80 printers with<br>an RS-232 or Centronics<br>interface are supported<br>in the Epson 8-bit<br>graphics mode.<br>Screen images can be  |   | s oscilloscope files<br>that include configura-<br>tion and data informa-<br>tion (if present) are<br>encoded in a binary<br>format. They can be<br>stored to or loaded                        |
| Mouse                     | A DIN mouse is   | Output                             | printed in black and white or color from all  |   | from the hard disk drive<br>or a flexible disk.  |
| Wouse                     | shipped as standard<br>equipment. It provides<br>full instrument control.<br>Knob functionality is<br>replicated by holding<br>down the right button   |                                    | menus using the <i>Print</i><br>field. State or timing<br>listings can be also be<br>printed in full or part<br>(starting from center<br>screen) using the<br><i>Print All</i> selection. | Recording of<br>Acquisition<br>and Storage<br>Times | Binary format<br>configuration/data files<br>are stored with the<br>time of acquisition and<br>the time of storage. <sup>[1]</sup>   |
|                           | and moving the mouse<br>left or right. <sup>[1]</sup>  | Mass Stora                         |   | Acquisition   | Arming   |
| Keyboard                  | The logic analyzer can<br>also be operated using   | and Softwar                        |   | Initiation  | Arming is started by<br><i>Run, Group Run,</i> or the<br>Port In BNC.  |
|                           | a DIN keyboard. Order<br>the HP Logic Analyzer<br>Keyboard Kit, model<br>number HP E2427B. <sup>[1]</sup>  | Operating<br>System                | resides in Flash ROM<br>and can be updated<br>from the flexible disk<br>drive or from the<br>internal hard disk   | Cross Arming  | and the oscilloscope<br>or pattern generator<br>can cross-arm each   |
| Input/Output              |  |                                    | drive. [1]  | Output  | other.   |
| and Printing<br>I/O Ports | All units ship with a Centronics parallel  | Mass Storage                       | Mass Storage Supported by an inter-<br>nal hard disk drive and<br>by a 1.44 Mbyte, 3.5-   |   | An output signal is<br>provided at the Port<br>Out BNC.  |
|                           | printer port, RS-232,<br>and HP-IB as standard<br>equipment.   |                                    | inch flexible disk drive.<br>Supports DOS and LIF<br>formats. <sup>[1]</sup>  | PORT IN<br>Signal and<br>Connection                 | Port In is a standard<br>BNC connection.<br>The input operates at  |
| LAN Interface             | An Ethernet LAN inter-<br>face is standard. The<br>LAN interface comes   | Screen Image<br>Files              | An image file of any<br>display screen can be<br>stored to disk via the   |   | TTL logic signal levels.<br>Rising edges are valid<br>input signals.   |
|                           | with both Ethertwist<br>and ThinLan connec-<br>tors. The LAN supports<br>FTP and PC/NFS con-<br>nection protocols. It<br>also works with X11<br>windows packages. <sup>[1]</sup>   |                                    | display's <i>Print</i> field in<br>black & white or color<br>TIFF, color PCX, or<br>black & white<br>Encapsulated<br>PostScript™ (EPS)<br>formats.  | PORT OUT<br>Signal and<br>Connection                | Port Out is a standard<br>BNC connection<br>with TTL logic<br>signal levels. A rising<br>edge is asserted as a<br>valid output.  |
| Program-<br>mability      | Each instrument is fully<br>programmable from a<br>computer via HP-IB,<br>RS-232 and LAN con-<br>nections. <sup>[1]</sup>  | ASCII Data<br>Files                | State or timing listings<br>can be stored as ASCII<br>files on a disk via the<br>display's <i>Print</i> field.<br>These files are equiva-   | Skew<br>Adjustment                                  | Correction factors for<br>nominal skew between<br>displayed timing and<br>oscilloscope signals<br>are built into the oper-<br>ating system.  |
| HP Printer<br>Support     | Printers which use the<br>HP Printer Control<br>Language (PCL) and<br>have a parallel<br>Centronics, RS-232 or<br>HP-IB interface are<br>supported:<br>HP DeskJet, LaserJet,<br>QuietJet, PaintJet, and<br>ThinkJet models |                                    | lent in character width<br>and line length to hard-<br>copy listings printed via<br>the <i>Print All</i> selection.   |   | Additional correction<br>for unit-by-unit varia-<br>tion can be made using<br>the <i>Skew</i> field. An<br>entered skew value<br>affects the next (not<br>the present) acquisition<br>display. |

1] Please refer to HP 1664A Product Specifications and Characteristics on page 7.

| PORT IN<br>Arms Logic<br>Analyzer <sup>[2]</sup>     | 15 ns typical delay<br>from signal input to a<br><i>don't care</i> logic<br>analyzer trigger.  |
|--|--|
| PORT IN<br>Arms<br>Oscilloscope                      | 40 ns typical delay<br>from signal input to an<br><i>immediate</i> oscilloscope<br>trigger.  |
| Logic<br>Analyzer<br>Arms PORT<br>OUT <sup>[2]</sup> | 120 ns typical delay<br>from logic analyzer<br>trigger to signal<br>output.  |
| Oscilloscope<br>Arms PORT<br>OUT                     | 60 ns typical delay from<br>oscilloscope trigger to<br>signal output.  |
| Operating E  | nvironment   |
| Power  | 115 Vac or 230 Vac,<br>-22% to +10%, single<br>phase, 48-66 Hz, 320 VA<br>max  |
| Temperature  | Instrument, 0° to 50° C<br>(+32° to 122° F). Disk<br>media, 10° to 40° C<br>(+50° to 104°F). Probes<br>and cables, 0° to 65° C<br>(+32° to 149° F)   |
| Humidity   | Instrument, up to 95%,<br>relative humidity at<br>+40° C (+140° F). Disk<br>media and hard drive,<br>8% to 85% relative<br>humidity.   |
| Altitude   | To 3,048 m (10,000 ft) <sup>[1]</sup>  |
| Vibration:<br>Operating                              | Random vibrations<br>5–500 Hz,<br>10 minute per axis,<br>~ 0.3 g (rms).  |
| Vibration:<br>Non Operating                          | Random vibrations<br>5–500 Hz,10 minutes per<br>axis,~ 2.41 g (rms); and<br>swept sine resonant<br>search, 5–500 Hz,<br>0.75 g (0-peak),<br>5 minute resonant dwell<br>@ 4 resonances per<br>axis. |

[1] Please refer to HP 1664A Product Specifications and Characteristics on page 7.

[2] Time may vary depending upon the mode of logic analyzer operation.

\* Warranted specification.

| Physical Factors                                       |   |  |
|--|---|--|
| Safety   | IEC 348/ HD 401,<br>UL 1244, and<br>CSA Standard C22.2<br>No. 231 (series M-89) |  |
| Group 1 C<br>IEC 801-2:19<br>4kV CD, 8<br>IEC 801-3:19 | 91/EN 50082-1 (1992):   |  |

| Logic Analyzer Probes |                                |  |
|-----------------------|--------------------------------|--|
| Input<br>Resistance   | 100 kΩ ±2%                     |  |
| Input<br>Capacitance  | approx. 8 pF<br>(see figure 4) |  |



High Frequency Model for Probe Inputs

#### Figure 4

| Minimum<br>Input Voltage<br>Swing | 500 mV peak-to-peak  |
|-----------------------------------|--|
| Minimum<br>Input<br>Overdrive     | 250 mV or 30% of input<br>amplitude, whichever is<br>greater                                 |
| Threshold<br>Range                | -6.0 V to +6.0 V in 50-mV<br>increments  |
| Threshold<br>Setting              | Threshold levels may be<br>defined for pods<br>(17-channel groups) on<br>an individual basis |
| Threshold<br>Accuracy*            | ± (100 mV +3% of<br>threshold setting)   |
| Input<br>Dynamic<br>Range         | ± 10 V about the<br>threshold  |
| Maximum<br>Input Voltage          | ± 40 V peak  |

| +5 V       | 1/3 amp maximum       |
|------------|-----------------------|
| Accessory  | per pod               |
| Current    |                       |
| Channel    | Each group of 34      |
| Assignment | channels (a pod pair) |
|            | can be assigned to    |
|            | Machine 1, Machine 2  |
|            | or remain unassigned. |
|            | The HP 1663E/ES/EP    |
|            | and the HP 1664A do   |
|            | not have a Machine 2. |

# **State Analysis**

| Maximum 100 MH<br>State<br>Speed*<br>Memory<br>Depth per       | lz <sup>[1]</sup> all models  |
|--|---|
|  |   |
| Channel  |   |
| HP 1660E/ES/<br>EP Series 4k sam<br>Time ta<br>2k sam          |   |
| Series Time Ta<br>500k sa<br>Compa<br>250k sa<br>Compa         | amples<br>re Mode On:<br>amples<br>re Mode<br>ne Tags On:   |
| ORed to<br>ate in s<br>phase o<br>two-ph<br>Clock e<br>as posi | dges can be<br>ogether and oper-<br>ingle phase, two-<br>demultiplexing, or<br>ase mixed mode.<br>edge is selectable<br>tive, negative, or<br>lges for each |
| Qualifier level of clocks                                      | h or low voltage<br>up to 4 of the 6<br>can be ANDed<br>d with the clock<br>cation.   |
| Setup/Hold* [4]  |   |
| one clock, 3.5/0 ns  | s to 0/3.5 ns<br>ns increments)   |
|  | s to 0/4.0 ns<br>ns increments)   |
|  | s to 0/4.5 ns<br>ns increments)   |

| Minimum   | 3.5 ns  | Time Covered<br>by Data <sup>[3]</sup>              | Sample period $	imes$ memory depth   | Time Interv   | al Accuracy  |
|---|---|---|--|---|--|
| State Clock<br>Pulse Width*   | [4]   | Transitional  | (HP 1660E/ES/EP Series   | Sample<br>Period  | ± 0.01%  |
| Minimum<br>Master to<br>Master<br>Clock Time* <sup>[4</sup>               | 10.0 ns<br>រ  | Timing  | only) Sample is stored<br>in acquisition memory<br>only when the data<br>changes. A time tag<br>stored with each<br>sample allows recon-<br>struction of waveform<br>display. Time covered<br>by a full memory acqui-<br>sition varies with the<br>number of pattern<br>changes in the data.<br>16.3 µs minimum, | Accuracy<br>Channel-to- 2 ns typical,<br>Channel Skew3 ns maximum |  |
| Minimum<br>Slave to<br>Slave<br>Clock Time <sup>[4]</sup>                 | 10.0 ns   | Time Covered  |  | Time Interval<br>Accuracy   | ± (Sample Period<br>Accuracy + channel-<br>to-channel skew +<br>0.01% of time interval<br>reading)   |
| Minimum<br>Master to<br>Slave<br>Clock Time <sup>[4]</sup>                | 0.0 ns  |   |  | Maximum<br>Delay<br>After   | Sample Period 2-8 ns :<br>8.389 ms<br>Sample Period > 8 ns:  |
| Minimum<br>Slave to Mast  | 4.0 ns<br>er  | by Data <sup>[3]</sup>                              | 9.7 hrs./6.5 hrs.<br>maximum   | Triggering  | 1,048,575 × sample period  |
| Clock Time [4]  | 4.0/0 /(: 1)  | Maximum   | 34.4 s   | Trigger Spe   | cifications  |
| Clock<br>Qualifiers<br>Setup/Hold <sup>[4]</sup>                          | 4.0/0 ns (fixed)  | lime<br>Between<br>Transitions                      |  | Trigger<br>Macros   | Trigger setups can be selected from a cate-  |
| State<br>Tagging <sup>[5]</sup>   | gging <sup>[5]</sup> qualified states<br>between each stored  | Number of<br>Captured<br>Transitions <sup>[3]</sup> | 1023-2047/682-4094<br>Depending on input<br>signals  |   | gorized list of trigger<br>macros. Each macro is<br>shown in graphical<br>form and has a written   |
|   | state. Measurement<br>can be shown relative<br>to the previous state or<br>relative to trigger. Max.<br>count is $4.29 \times 10^9$ . | Glitch<br>Capture<br>Mode                           | (HP 1660E/ES/EP Series<br>only.) Data sample and<br>glitch information is<br>stored every sample   |   | description. Macros<br>can be chained togeth-<br>er to create a custom<br>trigger sequence.  |
| Time<br>Tagging <sup>[5]</sup>  | Measures the time<br>between stored states,<br>relative to either the<br>previous state or to the<br>trigger. Max. time               | Maximum<br>Timing Speed<br>Sample                   | period.<br>125 MHz<br>8 ns minimum, 8.38 ms  | Pattern<br>Recognizers  | Each recognizer is the<br>AND combination of bit<br>(0,1, or X) patterns in<br>each label. Ten pattern<br>recognizers are avail-<br>able.  |
|   | between states is<br>34.4 sec. Min. time<br>between states is 8 ns.   | Period<br>Minimum<br>Glitch Width*                  | maximum<br>3.5 ns  | Minimum<br>Pattern and<br>Range                                   | >125 MHz timing modes:<br>13 ns + channel-to-<br>channel skew  |
| Time Tag<br>Resolution  | 8 ns or 0.1% (whichever is greater)   | Maximum<br>Glitch Width                             | Sample Period – 1 ns   | Recognizer<br>Pulse Width   | ≤125 MHz timing modes:<br>1.01 x (1 sample period<br>+1 ns + channel-to-   |
| Timing Ana  | lysis   | Memory  | 2048 samples   |   | channel skew )   |
| Conventional<br>Timing  | Data stored at selected sample rate across all  | Depth per<br>Channel                                |  |   |  |
| HP 1660 Serie<br>Sample   | 4 ns/2 ns minimum,  | Time Covered<br>by Data                             | Sample Period × 2048:<br>16.3 µs minimum,<br>17.1 sec maximum  |   | f Channel Modes<br>nput signal VH= – 0.9V, VL = – 1.7V,<br>s, and threshold = –1.3V  |
| Period <sup>[3]</sup><br>HP 1670 Serie<br>Sample<br>Period <sup>[3]</sup> | 8.38 ms maximum<br>s<br>8 ns/4 ns minimum,<br>41 ms/10 ms maximum   |   |  | is available in the<br>no speed penalty<br>when time or sta       | iging (Count Time or Count State)<br>a full-channel state mode. There is<br>r for tag use. Memory is halved<br>te tags are used unless a pod pair<br>p) remains unassigned in the<br>mu. |

\* Warranted specification.

| Recognize data which is<br>numerically between or<br>on two specified pat-<br>terns (ANDed combina-  | Maximum<br>Sequencer<br>Speed   | 125 MHz  | Trigger  | Displayed as a vertical<br>dashed line in the<br>timing waveform, state<br>waveform and X-Y   |
|--|---|--|--|---|
| tion of zeros and/or<br>ones). Two range recog-<br>nizers are available.   | State<br>Sequence<br>Levels   | 12   |  | chart displays and as<br>line 0 in the state listing<br>and state compare dis-<br>plays.  |
| 32 channels  | Timing  | 10   | Activity   | Provided in the   |
| Trigger on glitch or<br>edge on any channel.   | Levels  | Tenana may be Started  | Indicators   | Configuration, State<br>Format, and Timing  |
| as rising, falling or<br>either.   | limers  | Paused, or Continued at<br>entry into any sequence<br>level after the first.   |  | Format menus for moni<br>toring device-under-<br>test activity while set-<br>ting up the analyzer.  |
| 2 (in timing mode only)  | Timers  | 2  | Labels   | Channels may be grouped together and  |
| E <b>dge/Glitch</b> Sample Period 2-8 ns:<br><b>Recovery Time</b> 28 ns  |   | 400 ns to 500 seconds  |  | given a 6-character<br>name called a <i>label.</i> Up<br>to 126 labels in each  |
| 20 ns + sample period  | Timer<br>Resolution   | 16 ns or 0.1% whichever is greater   |  | analyzer may be<br>assigned with up to 32   |
| that can be any state, no<br>state, any recognizer,<br>(pattern, ranges or<br>edge/glitch), any timer,<br>or the logical combina-<br>tion (NOT, AND, NAND,<br>OR, NOR, XOR, NXOR) of                       | Timer<br>Accuracy   | ± 32 ns or ± 0.1%,<br>whichever is greater   |  | channels per label.<br>Trigger terms may be<br>given an 8-character<br>name.  |
|  |   |  | Measurem   | ent Functions   |
|  | -   |  | Markers  | Two markers (x and o)<br>are shown as dashed<br>lines in the display.   |
| timers.<br>Each sequence level   | Run   | Starts acquisition of data in specified trace mode.  | Time<br>Intervals  | The x and o markers measure the time  |
| er. When satisfied, the analyzer will branch to  | Stop  | he first run of a repeti-<br>ive acquisition, stop<br>nalts acquisition and  |  | interval between event<br>occurring on one or<br>more waveforms or<br>states (available in stat<br>when time tagging is or  |
| the sequence level specified.  |   | halts acquisition and  |  | when time tagging is on)  |
| specified.<br>Qualifiers may be<br>specified to occur up to<br>1,048,575 times before<br>advancing to the next<br>level. Each sequence   |   |  | Delta States   |   |
| specified.<br>Qualifiers may be<br>specified to occur up to<br>1,048,575 times before<br>advancing to the next   | Trace Mode  | halts acquisition and<br>displays the current<br>acquisition data. For<br>subsequent runs in<br>repetitive mode, stop<br>halts acquisition of<br>data and does not<br>change current display.<br>Single mode acquires<br>data once per trace   | Delta States<br>Patterns   | when time tagging is on)<br>The x and o markers<br>measure the number of<br>tagged states between<br>any two states (state<br>only).<br>The x or o marker can<br>be used to locate the<br>nth occurrence of a   |
| specified.<br>Qualifiers may be<br>specified to occur up to<br>1,048,575 times before<br>advancing to the next<br>level. Each sequence<br>level has its own<br>counter. The maximum<br>occurrence count is | Trace Mode  | halts acquisition and<br>displays the current<br>acquisition data. For<br>subsequent runs in<br>repetitive mode, stop<br>halts acquisition of<br>data and does not<br>change current display.<br>Single mode acquires  |  | when time tagging is of<br>The x and o markers<br>measure the number of<br>tagged states betwee<br>any two states (state<br>only).<br>The x or o marker can<br>be used to locate the  |
|  | numerically between or<br>on two specified pat-<br>terns (ANDed combina-<br>tion of zeros and/or<br>ones). Two range recog-<br>nizers are available.<br>32 channels<br>Trigger on glitch or<br>edge on any channel.<br>Edge can be specified<br>as rising, falling or<br>either.<br>2 (in timing mode only)<br>Sample Period 2-8 ns:<br>e28 ns<br>Sample Period >8 ns:<br>20 ns + sample period<br>A user-specified term<br>that can be any state, no<br>state, any recognizer,<br>(pattern, ranges or<br>edge/glitch), any timer,<br>or the logical combina-<br>tion (NOT, AND, NAND,<br>OR, NOR, XOR, NXOR) of<br>the recognizers and<br>timers.<br>Each sequence level<br>has a branching qualifi-<br>er. When satisfied, the<br>analyzer will branch to | numerically between or<br>on two specified pat-<br>terns (ANDed combina-<br>tion of zeros and/or<br>ones). Two range recog-<br>nizers are available.Sequence<br>Speed32 channelsTiming<br>Sequence<br>LevelsState<br>Sequence<br>Levels32 channelsTiming<br>Sequence<br>LevelsTiming<br>Sequence<br>Levels32 channelsTiming<br>Sequence<br>LevelsTiming<br>Sequence<br>Levels32 channelsTiming<br>Sequence<br>LevelsTiming<br>Sequence<br>Levels32 channelsTiming<br>Sequence<br>LevelsTimers2 (in timing mode only)TimersTimers2 (in timing mode only)Timer Range<br>ResolutionTimer<br>ResolutionA user-specified term<br>that can be any state, no<br>state, any recognizer,<br>(pattern, ranges or<br>edge/glitch), any timer,<br>or the logical combina-<br>tion (NOT, AND, NAND,<br>OR, NOR, XOR, NXOR) of<br>the recognizers and<br>timers.Timer<br>Recovery Timer<br>Acquisition<br>and DisplayEach sequence level<br>has a branching qualifi-<br>er. When satisfied, the<br>analyzer will branch toStop | numerically between or<br>on two specified pat-<br>terns (ANDed combina-<br>tion of zeros and/or<br>ones). Two range recog-<br>nizers are available.Sequence<br>Sped32 channelsState1232 channelsTiming<br>Sequence<br>Levels10Trigger on glitch or<br>edge on any channel.<br>Edge can be specified<br>as rising, falling or<br>either.TimersTimers may be Started,<br>Paused, or Continued at<br>entry into any sequence<br>levels2 (in timing mode only)Timers2Sample Period 2-8 ns:<br>20 ns + sample periodTimer Range400 ns to 500 secondsA user-specified term<br>that can be any state, no<br>state, any recognizer,<br>(pattern, ranges or<br>edge/glitch), any timer,<br>or the logical combina-<br>tion (NOT, AND, NAND,<br>OR, NOR, XOR, NXOR) of<br>the recognizers and<br>timers.Timer<br>timer<br>tach sequence level<br>has a branching qualifier.Timer s<br>tach sequence level<br>has a branching qualifier.Each sequence level<br>has a branching qualifier.Timer s<br>tach sequence level<br>has a branching qualifier.To ns<br>Recovery TimeEach sequence level<br>has a branching qualifier.Starts acquisition of<br>data in specified trace<br>mode.StopIn single trace mode or<br>the first run of a repeti- | numerically between or<br>on two specified pat-<br>terns (ANDed combina-<br>tion of zeros and/or<br>ones). Two range recog-<br>nizers are available.Sequence<br>SpeedSet<br>Speed32 channelsState12Sequence<br>LevelsActivity<br>Indicators32 channelsTiming<br>Sequence<br>Levels10Activity<br>Indicators32 channelsTiming<br>Sequence<br>Levels10Activity<br>Indicators32 channelsTiming<br>Sequence<br>Levels10Activity<br>Indicators32 channelsTimers<br>Sequence<br>LevelsTimers may be Started,<br>Paused, or Continued at<br>entry into any sequence<br>level after the first.Activity<br>Indicators2 (in timing mode only)Timers<br>Sample Period 2-8 ns:<br>Sample Period > 8 ns:<br>20 ns + sample period<br>A user-specified term<br>that can be any state, no<br>state, any recognizer,<br>(pattern, ranges or<br>edge/glitch), any timer,<br>or the logical combina-<br>tion (NOT, AND, NAND,<br>OR, NOR, XOR, NXOR) of<br>the recognizers and<br>timers.Timer<br>tand Display FunctionsMeasurem<br>MarkersRunStarts acquisition of<br>data in specified trace<br>mode.Time<br>Starts acquisition of<br>data in specified trace<br>mode.Time<br>trace<br>trace |

| Statistics                     | x to o marker statistics  | Data Displa                   | У  |  | label. When data display   |
|--------------------------------|---|-------------------------------|--|--|--|
|                                | are calculated for<br>repetitive acquisitions.<br>Patterns must be speci-<br>fied for both markers,<br>and statistics are kept<br>only when both pat-<br>terns can be found in<br>an acquisition.<br>Statistics are minimum<br>x to o time, maximum x<br>to o time, average x to<br>o time, and ratio of<br>valid runs to total runs. | Display<br>Modes              | State listing, state<br>waveforms, state chart,<br>state compare listing,<br>compare difference list-<br>ing, timing waveforms,<br>timing listing, interleaved<br>time-correlated listing of<br>two state analyzers (time<br>tags on), and time-corre-<br>lated state listing with<br>timing waveforms on the<br>same display. | Range<br>Symbols<br>Symbol<br>Utility  | is "Symbol", mnemonic<br>is displayed where the<br>bit pattern occurs.<br>User can define a<br>mnemonic covering a<br>range of values.<br>Symbolic information<br>extracted from popular<br>object module formats<br>can also be used. |
| Compare                        | Performs post-process-  | State X-Y<br>Chart Display    | Plots value of a speci-<br>fied label (on y-axis)  | Number of<br>Symbols   | 1000 maximum.  |
| Mode<br>Functions              | ing bit-by-bit<br>comparison of the<br>acquired state data and<br>compare image data.   |                               | versus states or another<br>label (on x-axis). Both<br>axes can be scaled.   | System<br>Performance<br>Analysis  | SPA includes state<br>histogram, state<br>overview and time inter-   |
| Compare<br>Image               | Created by copying a state acquisition into   | State<br>Waveform<br>Display  | Displays state<br>acquisitions<br>in waveform format.  |  | val measurements to aid<br>in the software opti-<br>mization process. These<br>tools provide a statisti-   |
|                                | the compare image<br>buffer. Allows editing of<br>any bit in the compare<br>image to a 1, X or 0.   | Timing<br>Listing<br>Display  | Displays timing<br>acquisition in listing<br>format.   |  | cal overview of your<br>synchronous design.  |
| Compare<br>Image<br>Boundaries | Each channel (column)<br>in the compare image<br>can be enabled or dis-   | Timing<br>Waveform<br>Display |  | The HP 1664A<br>Specifications and<br>Characteristics  |  |
|                                | abled via bit masks in<br>the compare image.<br>Upper and lower ranges<br>of states (rows) in the<br>compare image can be<br>specified. Any data bits<br>that do not fall within<br>the enabled channels<br>and the specified range<br>are not compared.  |                               | Waveform display is<br>not erased between<br>successive acquisitions.<br>Multiple channels can<br>be displayed on one<br>waveform display line.<br>When waveform size is<br>set to large, the value<br>represented by each   | the HP 1660E/<br>lyzer family. T<br>specifications<br>are different f<br>series logic a<br>The HP 1664A  |  |
| Stop<br>Measurement            | Repetitive acquisitions<br>may be halted when<br>the comparison<br>between the current  | Displayed                     | waveform is displayed<br>inside the waveform in<br>the selected base.<br>24 lines maximum on   | <ul> <li>Supports a maximum of 50 MHz state acquisition</li> <li>Weight 26 pounds (11.8 kg)</li> <li>Altitude To 15,000 ft (4,752 m)</li> <li>Boots from the floppy disk drive—it</li> </ul>   |  |
|                                | state acquisition and the<br>current compare image<br>is equal or not equal.  | Waveforms                     | one screen. Up to 96<br>lines may be specified<br>and scrolled through.  | does not have<br>• It cannot be u<br>oscilloscope  | e flash ROM<br>pgraded to include an<br>or pattern generator   |
| Compare<br>Mode<br>Displays    | Reference Listing<br>display shows the<br>compare image and<br>bit masks; difference<br>listing display highlights  | Bases                         | Binary, octal, decimal,<br>hexadecimal, ASCII<br>(display only), user-<br>defined symbols, two's<br>complement.  | <ul> <li>The mouse and keyboard connectors are HP HIL standard</li> <li>For the optional keyboard order HP E2427A</li> <li>It does not support the symbol utility</li> <li>It does not support the software performance analysis (SPA) software</li> <li>It does not have a real time clock</li> </ul> |  |
|                                | differences between the<br>current state  | <b>Symbols</b><br>Pattern     |  |  |  |
|                                | acquisition and the compare image.  |                               | User can define a<br>mnemonic for the spe-<br>cific bit pattern of a   | <ul> <li>It does not have a hard disk drive</li> <li>It does not have a LAN port</li> </ul>  |  |

7

# **HP 1660ES-Series Oscilloscope Specifications** and Characteristics

| <b>General Info</b>                                | ormation  | Но             |
|--|---|----------------|
| Model<br>Numbers                                   | HP 1660ES, 1661ES,<br>1662ES, 1663ES  | Tim<br>Ran     |
| Number of<br>Channels                              | 2   | Tim<br>Mea     |
| Maximum<br>Sample Rate                             | 2 GSa/s per channel   | Acc<br>[9] [10 |
| Bandwidth<br>[6] [10]                              | dc to 500 MHz<br>(real time, dc coupled)  | Oso<br>Trig    |
| <b>Rise Time</b><br>[7] [10]                       | 700 ps  | Ran<br>Trig    |
| Vertical<br>Resolution                             | 8 bits full scale   | Sen            |
| Memory Depth                                       | 132k samples  | Trig           |
| Oscilloscop  | e Probing   | Imn            |
| Input Coupling                                     | <b>j1 MΩ: ac,dc</b><br>50 Ω: dc only  |                |
| Input R <sup>[10]</sup>                            | $1M\Omega \pm 1\%$<br>50 $\Omega \pm 1\%$   | -              |
| Input C  | ~ 7pF   | Edg            |
| Probes<br>Included                                 | Two HP 1160A probes;<br>10:1, 10 MΩ, 9 pF<br>1.5 meters                             | Pat            |
| Vertical (at B                                     | INC)  |                |
| Maximum<br>Safe Input<br>Voltage                   | $\begin{array}{l} 1 \ M\Omega: \pm 250 \ V \\ 50 \ \Omega: 5 \ V \ rms \end{array}$ | -              |
| Vertical<br>Sensitivity<br>Range<br>(1:1 Probe)    | 16 mV full scale to<br>40 V full scale  | -              |
| Probe Factors                                      | Any integer ratio from<br>1:1 to 1000:1   | Tim            |
| Vertical (dc)<br>Gain<br>Accuracy <sup>[8]</sup>   | ± 1.25% of full scale   | Pat            |
| dc Offset<br>Range<br>(1:1 probe)                  | ± 2V to ± 250V<br>(depending on the<br>vertical sensitivity)                        |                |
| dc Offset<br>Accuracy <sup>[10]</sup>              | ± [1.0% of channel<br>offset + 2.0% of full<br>scale]                               |                |
| Voltage<br>Measurement<br>Accuracy <sup>[10]</sup> | ± [1.25% of full scale<br>+ offset accuracy<br>+ 0.016 V/div]                       |                |
| Channel-to-<br>Channel<br>Isolation                | dc to 50 MHz – 40 dB<br>50 MHz to 500 MHz<br>– 30 dB                                |                |
|  |   | -              |

#### rizontal ie Base 0.5 ns/div to 5 s/div ıge **te interval** $\pm [(0.005\% \text{ of } \Delta t)]$ **asurement** + $(2 \times 10 - 6 \times \text{delay})$ curacy setting) + 150 ps] 0] cilloscope Triggering ger Level Bounded within c nel display window nge ger dc to 50 MHz: nsitivity<sup>[10]</sup> 0.063 × Full Scale 50 MHz to 500 MH $0.125 \times Full Scale$ ger Modes nediate Triggers immediate after arming condi met. (Arming cond is Run, Group Run, cross arming signa Port In BNC signal Triggers on rising е falling edge from c nel 1 or 2. tern Triggers on enterir exiting logical patt specified across c nels 1 or 2. Each cl nel can be specifie high (H), low (L), or care (X) with resp the level settings in edge trigger menu Patterns must be >1.75 ns in duration be recognized. Ie-Qualified Triggers on the exi tern edge of a pattern v meets the user-spe fied duration criter Greater than, less or within range du criterion can be us Duration range is 2 to 160 ns. Recover time after valid pat with invalid duration <12 ns.

|  | Eve | ents Delay                      | Triggers on the nth edge   |
|--|-----|---------------------------------|--|
| V  |     |                                 | or pattern as specified<br>by the user. Time-quali-<br>fication is applied only<br>to the 1st of n patterns. |
| У  | Au  | to-Trigger                      | Self-triggers if no trig-<br>ger condition is found<br>~ 50 ms after arming.                                 |
|  | Μ   | easureme                        | ent Functions  |
| han-<br>w  | Tin | ne Markers                      | Two markers (x and o)<br>measure time intervals<br>manually, or automati-<br>cally with statistics.          |
| z:   |     | ltage<br>arkers                 | Two markers (a and b)<br>measure voltage and<br>voltage differences.   |
| tely<br>lition is<br>dition  |     | tomatic<br>easurements          | Period, frequency,<br>srise time, fall time,<br>+width, –width, peak-to-<br>peak voltage, over-              |
| al, or<br>l).  |     |                                 | shoot, and undershoot.   |
| or<br>chan-  |     |                                 |  |
| ng or<br>tern<br>chan-<br>chan-<br>ed as<br>or don't<br>ect to<br>in the<br>J. |     |                                 |  |
| on to  |     |                                 |  |
| iting<br>which<br>eci-<br>rion.<br>than,                                       |     |                                 |  |
| uration<br>sed.<br>20 ns   | [6] | Upper bandwid<br>degree C above | th reduces by 2.5 MHz for every<br>935°C.  |
| ry<br>Itterns  | [7] | Rise time calcu                 | lated as t <sub>r</sub> = <u>0.35</u><br>bandwidth   |
| on is  | [8] |                                 | curacy decreases 0.08% per<br>software calibration temperature.  |
|  | [9] | rate. At lower ra               | pplies at the maximum sampling<br>ates, replace 150 ps in the formula  |

with ( $0.15 \times$  sample interval) where sample interval is defined as 1/sample rate.

[10] Specifications (valid within ± 10°C of auto-calibration temperature)

# HP 1660EP-Series Pattern Generator Characteristics

| Maximum memory depth   | 258,048 vectors |
|--|-----------------|
| Number of output channels at 100 MHz to 200 MHz clock          | 16              |
| Number of output channels at ≤100 MHz clock                    | 32              |
| Maximum number of "IF Condition" blocks at $\leq$ 50 MHz clock | 1               |
| Maximum number of different macros                             | 100             |
| Maximum number of lines in a macro                             | 1024            |
| Maximum number of parameters in a macro                        | 10              |
| Maximum number of macro invocations                            | 1,000           |
| Maximum loop count in a repeat loop                            | 20,000          |
| Maximum number of repeat loop invocations                      | 1,000           |
| Maximum number of Wait event patterns                          | 4               |
| Number of input lines to define a wait pattern                 | 3               |
| Maximum width of a label                                       | 32 bits         |
| Maximum number of labels                                       | 126             |
|  |                 |

# **Lead Set Characteristics**

| HP 10474A 8-channel probe lead set | Provides most cost effective lead set for the<br>HP 1660EP-series clock and data pods. Grabbers are<br>not included.                           |
|------------------------------------|--|
| HP 10347A 8-channel probe lead set | Provides 50 $\Omega$ coaxial lead set for unterminated signals, required for HP 10465A ECL Data Pod (unterminated). Grabbers are not included. |

# **Data Pod Characteristics**

| HP 10461A TTL DATA POD |                                   |  |
|------------------------|-----------------------------------|--|
| Output type            | 10H125 with 100 $\Omega$ series   |  |
| Maximum clock          | 200 MHz                           |  |
| Skew (note 1)          | typical < 2 ns; worst case = 4 ns |  |
| Recommended lead set   | HP 10474A                         |  |

ECL/TTL 100 Ω

### HP 10462A 3-STATE TTL/CMOS DATA POD

| Output type          | 74ACT11244 with 100 $\Omega$ series; 10H125 on non 3-state channel 7 (note 2) |
|----------------------|---|
| 3-state enable       | negative true, 100 K $\Omega$ to GND, enabled on no connect                   |
| Maximum clock        | 100 MHz   |
| Skew (note 1)        | typical < 4 ns; worst case = 12 ns  |
| Recommended lead set | HP 10474A   |



#### HP 10464A ECL DATA POD (TERMINATED)

| Output type          | 10H115 with 330 $\Omega$ pulldown, 47 $\Omega$ series |
|----------------------|---|
| Maximum clock        | 200 MHz   |
| Skew (note 1)        | typical < 1 ns; worst case = 2 ns                     |
| Recommended lead set | HP 10474A   |



#### HP 10465A ECL DATA POD (UNTERMINATED)

| Output type          | 10H115 (no termination)           |
|----------------------|-----------------------------------|
| Maximum clock        | 200 MHz                           |
| Skew (note 1)        | typical < 1 ns; worst case = 2 ns |
| Recommended lead set | HP 10347A                         |

\_\_\_\_\_ 10H115

#### HP 10466A 3-STATE TTL/3.3 VOLT DATA POD

| Output type          | 74LVT244 with 100 $\Omega$ series; 10H125 on non 3-state channel 7 (note 2) |
|----------------------|---|
| 3-state enable       | negative true, 100 K $\!\Omega$ to GND, enabled on no connect               |
| Maximum clock        | 200 MHz   |
| Skew (note 1)        | typical < 3 ns; worst case = 7 ns   |
| Recommended lead set | HP 10474A   |

74LVT244



Note 1: Typical skew measurements made at pod connector with approximately 10 pF/50 K $\Omega$  load to GND; worst case skew numbers are a calculation of worst case conditions through circuits.

**Note 2:** Channel 7 on the 3-state pods has been brought out in parallel as a non 3-state signal. By looping this output back into the 3-state enable line, the channel can be used as a 3-state enable.

#### **Data Cable Characteristics Without a Data Pod**

The HP 1660EP data cables without a data pod provide an ECL terminated (1 K $\Omega$  to -5.2V) differential signal (from a type 10E156 or 10E154 driver). These are usable when received by a differential receiver, preferably with a 100  $\Omega$  termination across the lines. These signals should not be used single ended due to the slow fall time and shifted voltage threshold (they are not ECL compatible).



# **Clock Pod Characteristics**

| 10H125 with 47 $\Omega$ series; true & inverted |
|---|
| 100 MHz maximum                                 |
| 11 ns maximum in 9<br>steps                     |
| TTL – 10H124                                    |
| dc to 100 MHz                                   |
| TTL – 10H124<br>(no connect is logic 1)         |
| approximately 30 ns                             |
| approx. 15 ns + 1 clk<br>period                 |
| HP 10474A                                       |
|   |





#### 10463A ECL CLOCK POD

| Clock output type         | 10H116 differential<br>unterminated; and<br>differential with 330 Ω<br>to –5.2V and 47 Ω<br>series |
|---------------------------|--|
| Clock output rate         | 200 MHz maximum  |
| Clock out delay           | 11 ns maximum in 9<br>steps  |
| Clock input type          | ECL – 10H116 with<br>50 KΩ to –5.2v  |
| Clock input rate          | dc to 200 MHz  |
| Pattern input type        | ECL–10H116 with<br>50 KΩ (no connect is<br>logic 0)  |
| Clock-in to clock-out     | approximately 30 ns  |
| Pattern-in to recognition | approx. 15 ns + 1 clk<br>period  |
| Recommended lead set      | HP 10474A  |



# Probing Alternatives for the HP 1660E/ES/EP and 1670E-Series Logic Analyzers

Probing the device under test is both one of the potentially most difficult and certainly one of the most important tasks in debugging a digital design. That is why HP provides a wider variety of probing solutions than anyone else in the industry—each with a different set of advantages particular to a given situation. We like to think of it as helping you get your signals off to a great start.

| Probing Alternative   | Advantages  | Limitations   |
|---|---|---|
| General Purpose<br>Lead Sets and Surface<br>Mount Grabbers            | Most flexible method. Works in<br>conjunction with SMD clips and Wedge<br>adapters listed below. Included with<br>logic analyzer purchase.  | Can be cumbersome<br>when connecting<br>a large number<br>of channels   |
| Ultra-Fine Pitch Surface<br>Mount Device Clips                        | Smallest IC clips in the industry to date<br>(down to 0.5 mm). Works with both logic<br>analyzer and scope probing systems.   | Same as above plus small incremental cost   |
| HP Wedge probe adapter<br>for QFP Packages                            | Compressible dual conductors between<br>adjacent IC legs make 3-8 adjacent signal<br>leads available to logic analyzer and<br>scope probing systems.  | Same as above plus<br>small incremental cost  |
| Elastomeric and Locator<br>Base Solutions for Generic<br>QFP Packages | Provides access to all signal leads for<br>generic ΩFP packages (including custom<br>ICs). Uses combination of one probe<br>adapter and four flexible adapters, plus<br>general-purpose lead sets.  | Requires minimal<br>keep out area.<br>Moderate to significant<br>incremental cost.  |
| Direct Connection to<br>Device Under Test via<br>Built-In Connectors  | Very reliable and convenient probing<br>system when frequent probing<br>connections are required (mfg. or field<br>test for example). Connectors can be<br>located at optimal position in the device<br>under test. Can work in conjunction with<br>HP provided inverse assemblers. | Requires advance<br>planning to integrate<br>into design process.<br>Moderate (normal<br>density) to significant<br>(high density)<br>incremental cost. |
| HP Analysis Probes<br>for Specific Processors<br>and Buses            | Support for over 200 different<br>processors and buses. Includes<br>reliable logic analyzer probe<br>pod connectors, logic analyzer<br>configuration files and device<br>specific inverse assemblers.   | Requires moderate<br>clearance around<br>processor or bus.<br>Moderate to significant<br>extra cost depending on<br>specific processor or bus           |



Figure 5. General-purpose lead sets



Figure 6. Ultra-fine pitch surface mount device clips



Figure 7. HP Wedge probe adapters for QFP package

# **HP Wedge Probe Adapter**

| IC leg spacing | Number of signals | Number of Wedges in pack | HP model number |
|----------------|-------------------|--------------------------|-----------------|
| 0.5 mm         | 3                 | 1                        | HP E2613A       |
| 0.5 mm         | 3                 | 2                        | HP E2613B       |
| 0.5 mm         | 8                 | 1                        | HP E2614A       |
| 0.65 mm        | 3                 | 1                        | HP E2615A       |
| 0.65 mm        | 3                 | 2                        | HP E2615B       |
| 0.65 mm        | 8                 | 1                        | HP E2616A       |

11

| Probing Solutions<br>Package type | Pin Pitch | Elastomeric solutions                                     | Locator base solutions   |
|-----------------------------------|-----------|---|--|
| 304-pin PQFP/CQFP                 | 0.5 mm    |   | HP E5331A probe adapter<br>HP E5333A flexible adapter                            |
| 240-pin PQFP/CQFP                 | 0.5 mm    | HP E5363A probe adapter<br>HP E5371A 1/4-flexible adapter | HP E5315A probe adapter<br>HP E5316A flexible adapter<br>HP E5330A rigid adapter |
| 208-pin PQFP/CQFP                 | 0.5 mm    | HP E5374A probe adapter<br>HP E5371A 1/4-flexible adapter | HP E5318A probe adapter<br>HP E5316A flexible adapter<br>HP E5330A rigid adapter |
| 184-pin PQFP/CQFP                 | 0.5 mm    |   | HP E5343A probe adapter<br>HP E5316A flexible adapter<br>HP E5330A rigid adapter |
| 176-pin PQFP                      | 0.5 mm    | HP E5348A probe adapter<br>HP E5349A 1/4-flexible adapter |  |
| 160-pin QFP                       | 0.5 mm    | HP E5377A probe adapter<br>HP E5349A 1/4-flexible adapter |  |
| 160-pin PQFP/CQFP                 | 0.65 mm   | HP E5373A probe adapter<br>HP E5349A 1/4-flexible adapter | HP E5319A probe adapter<br>HP E5316A flexible adapter<br>HP E5330A rigid adapter |
| 144-pin PQFP/CQFP                 | 0.65 mm   | HP E5361A probe adapter<br>HP E5340A 1/4-flexible adapter |  |
| 144-pin TQFP                      | 0.5 mm    | HP E5336A probe adapter<br>HP E5340A 1/4 flexible adapter |  |



Figure 8. Elastomeric probing solution



Figure 9. High density direct connection solution

Figure 10. Normal density direct connection solution

# Accessories for the HP 1660ES Series Logic Analyzers

# **Oscilloscope Probes**

### HP 1160 Family of Miniature Passive Probes

The HP 1160 family of miniature probes was developed as a result of intensive market research on probing. We developed a probe with a browser that won't slip off the test point being probed and short to some adjacent point. The browser uses a crown point that digs into solder, and won't slip. These probes include a variety of ground leads and 50 mil SMD clips for attaching to different grounding points. Each HP 1660ES series logic analyzer ships with the HP 1160 family passive probes.

Each HP 1160 family probe includes:

- 1 probe assembly
- 1 general-purpose retractable hook tip
- •1 browser
- •2 barrel insulators
- •4 spring grounds
- 1 alligator ground lead
- •1 socketed ground lead
- 1 dual lead adapter
- •2 SMD grabbers
- 1 spare browser pogo pin
- •1 spare probe tip
- •1 screwdriver
- 1 users' reference
- •3-year warranty



Figure 11. HP 1160 probes and accessories



Figure 12. HP 1182A standard testmobile



Figure 13. HP 1184A deluxe testmobile

# HP 1660E/ES/EP Series **Ordering Information**

# HP 1660E/ES/EP and 1670E Series Benchtop Logic Analyzers

| HP 1660E  | 136 Channel Color Logic Analyzer   |
|-----------|--|
| HP 1661E  | 102 Channel Color Logic Analyzer   |
| HP 1662E  | 68 Channel Color Logic Analyzer  |
| HP 1663E  | 34 Channel Color Logic Analyzer  |
| HP 1660ES | 136 Channel Color Logic Analyzer with 2 channel, 500 MHz oscilloscope                |
| HP 1661ES | 102 Channel Color Logic Analyzer with 2 channel, 500 MHz oscilloscope                |
| HP 1662ES | 68 Channel Color Logic Analyzer with 2 channel, 500 MHz oscilloscope                 |
| HP 1663ES | 34 Channel Color Logic Analyzer with 2 channel, 500 MHz oscilloscope                 |
| HP 1660EP | 136 Channel Color Logic Analyzer with 32 channel, 100 Mvectors/sec pattern generator |
| HP 1661EP | 102 Channel Color Logic Analyzer with 32 channel, 100 Mvectors/sec pattern generator |
| HP 1662EP | 68 Channel Color Logic Analyzer with 32 channel, 100 Mvectors/sec pattern generator  |
| HP 1663EP | 34 Channel Color Logic Analyzer with 32 channel, 100 Mvectors/sec pattern generator  |
| HP 1670E  | 136 Channel Color Logic Analyzer with 1M deep acquisition memory                     |
| HP 1671E  | 102 Channel Color Logic Analyzer with 1M deep acquisition memory                     |
| HP 1672E  | 68 Channel Color Logic Analyzer with 1M deep acquisition memory                      |
| HP 1664A  | 34 Channel Monochrome Logic Analyzer   |
|           |  |

# HP 1660E/ES/EP Series and HP 1670E Series Product Options

| Opt OB1 | Additional User Manual               |
|---------|--------------------------------------|
| Opt OB3 | Add Service Manual                   |
| Opt OBF | Add Programming Manual               |
| Opt ICM | Rack Mount Kit                       |
| Opt IBP | MilStd 45662 Calibration             |
| Opt ABJ | Japanese localization of user manual |
| Opt UK9 | Front Panel Cover                    |
| Opt W30 | 3-year extended repair service       |
| Opt W50 | 5-year extended repair service       |

HP 1660EP Series Product Options for the Pattern Generator At least one clock pod and lead set must be ordered for the pattern generator of the HP 1660EP Series. Also, order a data pod for every eight output channels used. There is a total of one clock pod and four data pods on each HP 1660EP series pattern generator.

| 011 | TTL Clock Pod and Lead Set               |
|-----|--|
| 012 | Tri-State TTL/3.3V Data Pod and Lead Set |
| 013 | Tri-State TTL/CMOS Data Pod and Lead Set |
| 014 | TTL Data Pod and Lead Set                |
| 021 | ECL Clock Pod and Lead Set               |
| 022 | ECL (terminated) Data Pod and Lead Set   |
| 023 | ECL (unterminated) Data Pod and Lead Set |
|     |  |

14

# HP 1660E/ES/EP Series Ordering Information (Cont.)

### **Probing Alternatives for HP Benchtop Logic Analyzers**

| HP 10467-68701 | 0.5 mm SMD clips (Qty 4)              |
|----------------|---------------------------------------|
| HP E2613A      | HP Wedge, 0.5mm, 3 signal (Ωty1)      |
| HP E2613B      | HP Wedge, 0.5mm, 3 signal (Ωty 2)     |
| HP E2614A      | HP Wedge, 0.5mm, 8 signal (Qty 1)     |
| HP E2615A      | HP Wedge, 0.65mm, 3 signal (Qty1)     |
| HP E2615B      | HP Wedge, 0.65mm, 3 signal (Qty 2)    |
| HP E2616A      | HP Wedge, 0.65mm, 8 signal (Qty. 1)   |
| HP E5346A      | High Density Termination Adapter      |
| HP E5346-44701 | Shroud for High Density T.A.          |
| HP E5346-68701 | Mictor High Density Connector (Qty 5) |
| HP 01650-63203 | Normal Density Termination Adapter    |
| HP 1251-8106   | Normal Density 20-pin Connector       |

#### **Optional Oscilloscope Probes for HP 1660ES Series Logic Analyzers**

| HP 1145A | 2 Channel, 750 MHz Active Probes  |
|----------|-----------------------------------|
| HP 1142A | External Power Supply for HP 1145 |

#### **Testmobiles for HP Benchtop Logic Analyzers**

| HP 1182A | Standard Testmobile |
|----------|---------------------|
| HP 1184A | Deluxe Testmobile   |

#### **Accessories for HP Benchtop Logic Analyzers**

| HP E2427B    | DIN (PC-Style) Keyboard             |
|--------------|-------------------------------------|
| HP E2427A    | HIL Keyboard (HP 1664A only)        |
| HP 1540-1066 | Soft Carrying Case                  |
| HP 5062-7379 | Rack Mount Kit (same as option ICM) |

#### **HP 1660E Series Post Purchase Upgrades**

The following two upgrades can be added to an HP 1660E Series logic analyzer at a later date if the additional functionality is desired.

| HP E2460ES | Upgrade to add two-channel, 500-MHz bandwidth, 2-GSa/s, 32k memory oscilloscope to an HP 1660E Series model       |
|------------|---|
| HP E2495A  | Upgrade to add thirty-two channel, 100 MVectors/sec, 256k memory<br>pattern generator to an HP 1660E Series model |

### **Replacement Part Numbers for Logic Analyzer Probes**

| HP 5959-9333   | Five gray probe leads                  |
|----------------|--|
| HP 5959-9334   | Five short ground leads                |
| HP 01650-61608 | 16-Channel probe lead set              |
| HP 5090-4356   | Surface-mount grabbers (package of 20) |
| HP 5959-0288   | Throughhole grabbers (package of 20)   |

### **Replacement Model Numbers for Pattern Generator Probing**

As a convenience, the individual model numbers for the HP 1660EP series pattern generator clock/data pods and lead sets are listed here. Normally these are ordered as product options at the time of purchase. They are listed here for any future needs that may arise.

| HP 10460A | TTL Clock Pod for the HP 1660EP-Series   |
|-----------|--|
| HP 10461A | 8-channel TTL Data Pod for the HP 1660EP-Series  |
| HP 10462A | 8-channel 3-state TTL/CMOS Data Pod for the HP 1660EP-Series                               |
| HP 10463A | ECL Clock Pod for the HP 1660EP-Series   |
| HP 10464A | 8-channel ECL (terminated) Data Pod for the HP 1660EP-Series                               |
| HP 10465A | 8-channel ECL (unterminated) Data Pod for the HP 1660EP-Series<br>(use HP 10347A lead set) |
| HP 10466A | 8-channel 3-state TTL/3.3V Data Pod for the HP 1660EP-Series                               |
| HP 10474A | 8-channel Probe Lead Set for the HP 1660EP-Series  |
| HP 10347A | 8-channel (50-ohm Coaxial) Probe Lead Set  |

# **Related HP Literature**

| Title  | Publication Description | HP Pub. Number |
|--|-------------------------|----------------|
| Logic Analysis and Emulation Solutions Version 3.0 | CD-Rom                  | 5965-7502E     |
| Processor and Bus Support for HP Logic Analyzers   | Configuration Guide     | 5966-4365E     |

# Warranty Information

All Hewlett-Packard products described in this document are warranted against defects in material and workmanship for a period of one year from date of shipment. Three-year and five-year return-to-HP repair services are also available. Refer to individual product manuals for detailed descriptions and terms of warranty. As an added benefit to HP 1664A customers, this product comes standard with a three-year return to HP warranty.

Postscript<sup>™</sup> is a trademark of Adobe Systems Incorporated.

For more information about Hewlett-Packard test and measurement products, applications and services, visit our web site: http://www.hp.com/go/tmdir. For more information on HP 1660 and 1670E-Series benchtop logic analyzers, visit our website: http://www.hp.com/go/benchtopLA. You can also contact one of the following centers and ask for a test and measurement sales representative. If you plan to purchase a new logic analyzer within the next 3 months and have budget approved for the purchase, HP can arrange for you to test drive a unit.

#### **United States:**

Hewlett-Packard Company Test and Measurement Call Center P.O. Box 4026 Englewood, CO 80155-4026 1 800 452 4844

#### Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

#### Europe:

Hewlett-Packard European Marketing Centre P.O. Box 999 1180 AZ Amstelveen The Netherlands (31 20) 547 9900

#### Japan:

Hewlett-Packard Japan Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192-8510, Japan (81) 426 56 7832

### Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive 9th Floor Miami, Florida 33126 U.S.A. (305) 267 4245/4220

#### Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 1 800 629 485 (Australia) 0 800 738 378 (New Zealand)

#### Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Times Square, 1 Matheson Street, Causeway Bay, Hong Kong (852) 2599 7777

Technical information in this document is subject to change without notice.

5968-0327E Printed in the U.S.A.